Daily Archives: March 17, 2007

Verilog – ing

Verilog is a hardware description language (HDL) that one could easily learn and use because it looks like C language in syntax – the control flow statements like if and while, language operators and their precedence etc are similar to … Continue reading

Posted in Uncategorized | 5 Comments